#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

#### (19) World Intellectual Property Organization International Bureau



## 

### (43) International Publication Date 4 April 2002 (04.04.2002)

## PCT

## (10) International Publication Number WO 02/27700 A2

(51) International Patent Classification7:

[GB/GB]; Epson Cambridge Laboratory, & King's Parade, Cambridge CB2 1SJ (GB). FRIEND, Richard

[GB/GB]; The Old Schools, Trinity Lane, Cambridge CB2

(21) International Application Number: PCT/GB01/04376

(22) International Filing Date:

28 September 2001 (28.09.2001)

(25) Filing Language:

English

G09G

(26) Publication Language:

English

(30) Priority Data:

0023787.5

28 September 2000 (28.09.2000)

(71) Applicant (for all designated States except US): SEIKO EPSON CORPORATION [JP/JP]; 4-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0811 (JP).

(81) Designated States (national): CN, JP, KR, US.

John Street, London WC1N 2ES (GB).

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(74) Agent: STURT, Clifford, Mark; Miller Sturt Kenyon, 9

#### Published:

1QA (GB).


without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(72) Inventors: and

(75) Inventors/Applicants (for US only): TAM, Simon

(54) Title: DISPLAY DEVICE, METHOD OF DRIVING A DISPLAY DEVICE, ELECTRONIC APPARATUS



(57) Abstract: A display device comprising a driver circuit which modulates the duty cycle of the on-state of a pixel during a frame period. Preferably the driver circuit comprises a comparator and more preferably the comparator is formed of thin film transistors constituting a differential pair and an inverter. Also provided is a method of driving a display device comprising the step of modulating the duty cycle of the on-state of a pixel during a frame period. Beneficially the display device is an organic electroluminescent active matrix display device.

WO 02/27700 PCT/GB01/04376

Display Device, Method of Driving a Display Device, Electronic Apparatus

The present invention relates to display devices and in particular to improving the display quality thereof. The invention also relates to a method and an electronic apparatus.

One example of a display device to which the present invention relates is an organic electroluminescent display device. Organic electroluminescent devices (OELDs) comprise a layer (active layer) of organic light emitting material, often a light emitting polymer, sandwiched between two electrodes which are used to pass a current through the active material. The device essentially behaves like a diode and the intensity of light emission is a function of the forward bias current which is applied. The devices are good candidates for the fabrication of display panels.

A basic requirement for a display panel is an ability to display good quality graphical images. This is dependent upon the ability of the individual pixels to generate a range of brightness intensity. The image quality improves as the number of gray scales increases. The conventionally used standard is 3 x 8 bit colour, equivalent to 256 gray scales per colour. This standard is used in many current day applications.

Various methods of generating gray scales with an analog driving circuit have been proposed for OELD displays. The conventional technique is to drive the OELD with a voltage dependent current and this has allowed the implementation of active matrix OELD displays. A typical arrangement is illustrated in figure 1 hereof.

As shown in figure 1, when transistor  $T_1$  is selected (by voltage  $V_{sel}$ ) it turns on and the data voltage ( $V_{dat}$ ) is transferred to the gate of transistor  $T_2$ . Assuming  $T_2$  is biased in the saturation region, the data voltage  $V_{dat}$  is converted into current, which drives the OELD to the required brightness intensity.

The variation of threshold voltages of the transistors is, however, a very significant problem in the practical implementation of the above described display panels. Another significant problem is the high power consumption of these circuits.

An alternative method of providing gray scaling is to use an area dithering technique in which each pixel is divided in to a number of sub-pixels, preferably with binary weighted areas. Each sub-pixel is driven either fully on or fully off. Thus a digital driver can be used and power consumption reduced. However, this technique has the disadvantage that

14

the panel size is increased (because each pixel is replaced by a number of sub-pixels and, in the limit, each sub-pixel is the same size as a conventional pixel) and also there is a large increase in the number of signal lines required (because of the need to address each subpixel).

Against this background, it is an object of the present invention to provide a display device with good gray scale capabilities which mitigates the above mentioned disadvantages.

According to the present invention there is provided a display device comprising a driver circuit which modulates the duty cycle of the on-state of a pixel during a frame period.

Thus, the present invention provides pulse width modulation of the on-period of a pixel and the integrating function of the human eye perceives this as modulation of the intensity of the emitted light. Modulation of the on-period is in stark contrast to the conventional control of brightness, ie control of the instantaneous amplitude of the current supplied.

Embodiments of the present invention will now be described in more detail by way of further example only and with reference to the accompanying drawings, in which:-

Figure 1 is a circuit diagram of a conventional pixel level driver in an OELD display panel;

Figure 2 is a circuit diagram of a pixel level driver in an OELD display panel, according to one embodiment of the present invention;

Figure 3 illustrates a detailed circuit diagram and operating waveforms for an implementation of the comparator shown in the circuit of figure 2;

Figure 4 illustrates driving waveforms in the circuit of figure 2;

Figure 5 is a circuit diagram illustrating the use of an integrated waveform generator;

Figure 6 illustrates a generalised synchronous driving scheme;

Figure 7 illustrates a generalised asynchronous driving scheme;

Figures 8A and 8B show the significance of using higher frequencies in the asynchronous driving scheme;

Figures 9A and 9B illustrate the incorporation of gamma correction in to the driving voltage;

Figure 10 is a detailed circuit diagram of a sawtooth wave generator:

Figure 11 shows input waveforms for the circuit of figure 10;

Figures 12A and 12B show gray scales obtained in a specific example:

Figure 13 is a schematic view of a mobile personal computer incorporating a display device having a pixel driver according to the present invention.

Figure 14 is a schematic view of a mobile telephone incorporating a display device having a pixel driver according to the present invention, and

Figure 15 is a schematic view of a digital camera incorporating a display device having a pixel driver according to the present invention,

A description will first be given of the pixel level configuration according to one embodiment of the present invention. Thus, figure 2 is a circuit diagram of an individual pixel 10 within an active matrix OELD display panel. The circuit is implemented using polysilicon TFT components and comprises an MOS-input comparator 12 and two passgates,  $SW_1$  and  $SW_2$ . The use of pass-gates avoids so-called "feed-through", i.e. coupling with other circuit voltages. The inverting input (+) of the comparator 12 is connected to a waveform source  $V_{saw}$ . The non-inverting input (-) is connected to a storage capacitor  $C_1$  and a pass-gate  $SW_1$ . The pass-gate  $SW_1$  is controlled by a waveform  $V_{sel}$ . The output of the comparator is connected to a pass-gate  $SW_2$ . Pass-gate  $SW_2$  controls the current flowing in to the organic light emitting element 14. By applying a time varying signal to  $V_{saw}$ , the light emitting element 14 is switched on for a period depending on the value of the data voltage  $V_{dat}$  which is applied to the other side of pass-gate  $SW_1$  compared to the capacitor  $C_1$  and the comparator 12.

In a line-at-a-time driving scheme,  $V_{sel}$  sets the state of the pass-gate  $SW_1$  of the pixel elements on the same row. When pass-gate  $SW_1$  is closed, the data voltage  $V_{dat}$  is transferred to the inverting input of the comparator 12 and to the capacitor  $C_1$ . Then, when pass-gate  $SW_1$  is opened the data voltage is memorised by capacitor  $C_1$ . The waveform  $V_{saw}$  is then initiated. When the voltage,  $V_+$ , at the inverting input of the comparator 12 is less than the voltage,  $V_-$ , at the non-inverting input thereof, the comparator outputs a LO signal which puts the light emitting element 14 in to the on-state. When the voltage,  $V_+$ , at

the inverting input of the comparator 12 is greater than the voltage, V-, at the non-inverting input thereof, the comparator outputs a HI signal which puts the light emitting element 14 in to the off-state. As a result the data voltage stored by the capacitor C<sub>1</sub> modulates the duration for which the light emitting element 14 remains in the on-state during a frame period.

The frame period might typically be 20mS and with the response time of the light emitting element 14 being of the order of nano-seconds, the speed of the polysilicon TFTs and any stray capacitance become the limiting factors in operation of the driving scheme. That is, exceptionally effective switching can be obtained.

In the circuit illustrated in figure 2, a common operating voltage  $V_{OELD}$  is used for all OELD pixels of the same type. The voltage  $V_{OELD}$  is set externally and is independent of the supply voltage  $V_{DD}$  of the driving circuit. This significantly increases the flexibility of controlling the bias conditions for the OELDs.

A description will now be given of the detailed considerations which apply to the practical implementation of the comparator 12 used in the circuit of figure 2.

Since a separate comparator is provided for each pixel, the circuit area and power consumption of the comparator should be kept as low as possible. Further, in order to achieve a high number of gray scales, the comparator must be able to distinguish a small difference in input voltages. For example, if it is desired to implement 256 gray scales with a voltage swing of 0V to 5V then clearly something of the order of  $\Delta V = 19.5 \text{mV}$  is appropriate. Thus switching must be very fast but, from the previous discussion, it is well within the ability of the described circuit.

A detailed circuit diagram of one implementation of the comparator 12 of figure 2 is illustrated in figure 3. The circuit of figure 3 comprises two stages: a CMOS differential amplifier 16, and a CMOS inverter 18. The CMOS inverter 18 turns the pass-gate SW<sub>2</sub> fully on or fully off very quickly. For level shifting purposes the power supply of the inverter stage 18 can be different from that of the differential stage 16.

The differential stage 16 comprises the drain-source series connection circuit of transistors 20, 21 and 23 connected between the V<sub>DD</sub> rail and ground, together with the similarly connected circuit of transistors 20, 22 and 24, wherein transistors 22 and 24 are

connected in parallel with transistors 21 and 23. The respective gates of transistors 21 and 22 provide the two input terminals (+), (-) of the comparator 12, whereas the gate of transistor 20 receives a bias voltage  $V_{bias}$ . The output stage 18 comprises two transistors, 25 and 26, which are source-drain series connected between the  $V_{DD}$  rail and ground. The output  $V_{out}$  of the comparator is taken from the connection between the transistors 25 and 26 and the gates thereof receive there input from the junction between transistors 21 and 23.

The circuit illustrated in figure 3 uses seven TFTs. Using a respective TFT for  $SW_1$  and  $SW_2$  brings the total per pixel to nine.

A description will now be given of various aspects of implementing a display panel incorporating the above described embodiment of pixel level circuitry.

Figure 4 illustrates waveforms which can be used with the circuit of figure 2. Figure 4 comprise two diagrams, (a) and (b), in which the waveforms  $V_{scan}$ ,  $V_{saw}$  and  $V_{out}$  are shown.  $V_{out}$  is the driving pulse applied to the OELD. Figures 4(a) and (b) differ in the shape of the waveform used for  $V_{saw}$ . In figure 4(a) the waveform of  $V_{saw}$  is a sawtooth whereas in figure 4(b) the waveform of  $V_{saw}$  is triangular. Using the sawtooth waveform of figure 4(a) the output pulse always starts at the beginning of each frame. Thus the sawtooth waveform of figure 4(a) provides a linear gray scale, as it provides a reference time point for the eye to start integrating for each frame. For the triangular waveform of figure 4(b) the centre of the output pulse always occurs at mid-cycle.

Basically all pixels in the same row of the matrix share the same driving waveform, denoted by  $V_{saw/m}$  where m indicates that it is the m<sup>th</sup>-row of the matrix which is being considered. When rows are addressed sequentially, the driving waveforms for the next row, denoted by  $V_{saw/m+1}$ , should incorporate a delay or phase shift of  $T_{frame}/M$ , where  $T_{frame}$  is the frame period and M is the total number of rows in the matrix. Thus if the display is driven externally a total of M interconnections are required. This can be a problem for high resolution displays. Thus, according to one embodiment of the present invention there is provided an integrated waveform generator, by which the number of interconnections required can be reduced.

Figure 5 is a circuit diagram illustrating the use of an integrated waveform generator. The waveform generator 30 receives separate master and reference voltage

inputs,  $V_{master}$  and  $V_{ref}$ . The waveform generator 30 also receives an input from  $V_{scan/m}$ . The generator output  $V_{saw/m}$  is applied to all of the pixels 10 in a particular row of the matrix.

Ideally, however, the function of the generators is to provide the same waveform with a unique phase shift for each row of pixel elements. The precise timing and data voltage relationship becomes a major challenge when the spatial variation of TFT characteristics over a display panel is taken into account. However, this problem can be solved by providing the master clock  $V_{master}$  and the reference voltage source  $V_{ref}$  to ensure that outputs from all waveform generators are the same but different in phase shift.

The waveform generator should be synchronised to  $V_{scan/m}$ , and thus the signal  $V_{scan/m}$  can be used as a trigger.

From the foregoing description, a generalised synchronous driving scheme is illustrated in figure 6. Two rows and six columns of pixels are illustrated. As denoted by R, G, B indicating red, green and blue; the light emitting element in each pixel may be designed to emit light of different colours thus implementing a full colour display. The pixels are driven by a data driver 32 and a row driver 34. A separate waveform generator, WG, is provided for each row and the signals applied are indicated in figure 6. Each waveform generator is synchronised to the scan line signal and the minimum operating frequency is equal to the frame rate.

The display can also be driven asynchronously. An asynchronous driving scheme is shown in figure 7. The difference between this arrangement and that illustrated in figure 6 is that a single waveform generator is used for the whole display rather than using one per row. With this arrangement the waveform generator can be integrated on the display panel or can easily be provided externally of the panel. The waveform is independent of the scan line signal and higher operating frequencies can thus be used, thereby obtaining better image quality. The significance of using higher frequencies can be appreciated from figures 8A and 8B, that is the improved gray scale accuracy of figure 8B (high frequency  $V_{DRV}$ ) compared with figure 8A (low frequency  $V_{DRV}$ ) is readily apparent. This phenomenon is important for moving images but can effectively be ignored for still images.

It is also possible to incorporate gamma compensation into the driving waveform. This is illustrated in figures 9A and 9B, which show gamma correction incorporated in to the driving voltage V<sub>DRV</sub>.

Figure 10 is a detailed circuit diagram of a sawtooth waveform generator such as may be employed in the above described embodiments of the present invention. The circuit receives an input signal  $V_{gray}$  which is applied to one terminal of a capacitor  $C_{20}$ . The other terminal of capacitor  $C_{20}$  is connected to one side of each of switches  $SW_{10}$  and  $SW_{20}$ . These switches  $SW_{10}$  and  $SW_{20}$  are controlled by signals  $\phi_1$  and  $\phi_2$ , respectively. The other side of switch  $SW_{20}$  is connected to ground via a capacitor  $C_{10}$  and also via a switch  $SW_{30}$  which is controlled by signal  $V_{scan}$ . Switches  $SW_{20}$ ,  $SW_{30}$  and capacitor  $C_{10}$  are connected to the input of a unity gain buffer 36. Switch  $SW_{10}$  controls a feedback loop from the output of the buffer 36. The output of the buffer 36 is applied to a low-pass filter L.P. consisting of a resistor and a capacitor. The out put of the filter L.P. provides the generator output  $V_{Saw}$ .

As noted above, the circuit has four inputs ( $V_{gray}$ ,  $\phi_1$ ,  $\phi_2$  and  $V_{scan}$ ) and one output ( $V_{saw}$ ). The input waveforms are shown in figure 11.

Waveform  $V_{gray}$  operates between 0V and a maximum level, say h. Waveforms  $\phi_1$  and  $\phi_2$  are non-overlapping clock pulses and  $V_{scan}$  is the same signal as in the scan line. When  $V_{scan}$  goes HI, data is transferred to the pixel storage capacitor as described above. At the same time,  $V_{scan}$  signals SW<sub>30</sub> to close so that the input of the unity gain buffer is at 0V and  $C_{10}$  is discharged. Effectively, this acts as a reset and zeros the output. When  $V_{scan}$  goes LO, SW<sub>30</sub> is opened. Waveform  $V_{gray} = 0V$  when SW<sub>20</sub> is closed and SW<sub>10</sub> is opened. The transition of  $V_{gray}$  from 0V to h raises the input voltage at the unity gain buffer. If  $C_{10} = C_{20}$ , this increment equals h/2. When  $V_{gray} = h$ , SW<sub>20</sub> is opened and SW<sub>10</sub> is closed. The unity gain buffer 32 input voltage is stored by  $C_{10}$ . This voltage is reflected by the output of the unity gain buffer and is connected to  $C_{20}$  while  $V_{gray}$  returns to 0V. Next SW<sub>10</sub> is opened and then SW<sub>20</sub> is closed, and then  $V_{gray}$  will transit from 0V to h. This will increase further the voltage at the input of the unity gain buffer 32. If  $C_{10}$ 

=  $C_{20}$ , this increment equals h/2 and the resulting voltage becomes h. This continues and the output of the unity gain buffer 36 takes on a step shape. If the output is passed through the low pass filter L.P. the output signal becomes a smooth ramp.

It may be appreciated that the described arrangements according to the present invention can utilise existing analog video signals as input signals.

#### Example

An example was implemented using the circuits described above, with polysilicon TFTs. Using a data voltage range of OV to 5V, 256 gray scales were implemented.

After the data transfer, which typically occurs in the first 20 $\mu$ s, the frame period was divided into 256 sections. For a frame rate of 50cycles/s, the time difference for each additional gray scale is given by  $\Delta t = 1/50 \div 256 = 78.125\mu$ s, and the corresponding data voltage difference is given by  $\Delta V = 5 \div 256 = 19.53$ mV. It is noted that for gray scale = 0 the OELD must not be turned on at all.

Figures 12A and 12B show the first five (GS= 1 to 5) and last five (GS= 252 to 256) gray scales, respectively. The area under the pulses are calculated and plotted against the gray scale. As shown in figures 12A and 12B, there is good linearity of pixel brightness within the gray scaling. However, a difference in slope is noted. This is believed to be due to the round corner in the pulse trailing edges, caused by the circuit's stray capacitance. This results in a smaller change in brightness for the lower gray scale values. This is not a serious problem and can be corrected by adjusting the input signal.

The current required by the driver is small compared to the current flowing in to the electroluminescent element.

Generally, the image quality which can be achieved with the present invention has been found to be superior to conventional Liquid Crystal Displays and at least equal to that of conventional CRT displays. In addition, the low power consumption required by the display device of the present invention makes it ideal for mobile and portable apparatus.

#### **Modifications**

As will already be appreciated, although much of the detail given above in relation to specific embodiments has been in terms of organic electroluminescent display devices; the present invention is also applicable to other types of display devices. Further, althought the

above described embodiments have mentioned specific implementation using TFT technology, usually in polysilicon,; the present invention is not limited to the use of TFT technology. The invention is applicable not only to thin film transistor technology but also to silicon based transistors. Silicon based transistors can be arranged on a display substrate using several different methods. For example, silicon based transistors can be arranged in a liquid.

The present invention is advantageous for use in small, mobile electronic products such as mobile phones, computers, CD players, DVD players and the like - although it is not limited thereto.

Several electronic apparatuses using a display device according to the present invention will now be described.

### <1: Mobile Computer>

An example in which the display device according to one of the above embodiments is applied to a mobile personal computer will now be described.

Figure 13 is an isometric view illustrating the configuration of this personal computer. In the drawing, the personal computer 1100 is provided with a body 1104 including a keyboard 1102 and a display unit 1106. The display unit 1106 is implemented using a display panel fabricated according to the present invention, as described above.

#### <2: Portable Phone>

Next, an example in which the display device is applied to a display section of a portable phone will be described. Fig. 14 is an isometric view illustrating the configuration of the portable phone. In the drawing, the portable phone 1200 is provided with a plurality of operation keys 1202, an earpiece 1204, a mouthpiece 1206, and a display panel 100. This display panel 100 is implemented using a display panel fabricated according to the present invention, as described above.

## <3: Digital Still Camera>

Next, a digital still camera using an OEL display device as a finder will be described. Fig. 15 is an isometric view illustrating the configuration of the digital still camera and the connection to external devices in brief.

Typical cameras sensitize films based on optical images from objects, whereas the digital still camera 1300 generates imaging signals from the optical image of an object by photoelectric conversion using, for example, a charge coupled device (CCD). The digital still


camera 1300 is provided with an OEL element 100 at the back face of a case 1302 to perform display based on the imaging signals from the CCD. Thus, the display panel 100 functions as a finder for displaying the object. A photo acceptance unit 1304 including optical lenses and the CCD is provided at the front side (behind in the drawing) of the case 1302.


When a cameraman determines the object image displayed in the OEL element panel 100 and releases the shutter, the image signals from the CCD are transmitted and stored to memories in a circuit board 1308. In the digital still camera 1300, video signal output terminals 1312 and input/output terminals 1314 for data communication are provided on a side of the case 1302. As shown in the drawing, a television monitor 1430 and a personal computer 1440 are connected to the video signal terminals 1312 and the input/output terminals 1314, respectively, if necessary. The imaging signals stored in the memories of the circuit board 1308 are output to the television monitor 1430 and the personal computer 1440, by a given operation.

Examples of electronic apparatuses, other than the personal computer shown in Fig. 13, the portable phone shown in Fig. 14, and the digital still camera shown in Fig. 15, include television sets, view-finder-type and monitoring-type video tape recorders, car navigation systems, pagers, electronic notebooks, portable calculators, word processors, workstations, TV telephones, point-of-sales system (POS) terminals, and devices provided with touch panels. Of course, the above described embodiments of the present invention can be applied to the display sections of these electronic apparatuses.

#### **CLAIMS**

- 1. A display device comprising a driver circuit which modulates the duty cycle of the on-state of a pixel during a frame period.
- 2. A display device as claimed in claim 1, wherein a respective one of the said driver circuits is provided for each pixel in the matrix.
- 3. A display device as claimed in claim 1 or claim 2, wherein the driver circuit comprises a comparator.
- 4. A display device as claimed in claim 3, wherein the comparator is formed of thin film transistors.
- 5. A display device as claimed in claim 4, wherein the thin film transistors are formed of polysilicon.
- 6. A display device as claimed in any of claims 3 to 5, wherein the said driver circuit comprises a data storage capacitor connected to one input of the comparator and a time varying signal line connected to another input of the comparator.
- 7. A display device as claimed in any of claims 3 to 6, wherein the comparator comprises a differential pair circuit and an inverter circuit.
- 8. A display device as claimed in any preceding claim, wherein the display device is an active matrix display device.
- 9. A display device as claimed in any preceding claim, wherein the display device is an organic electroluminescent display device.





**SUBSTITUTE SHEET (RULE 26)** 

Fig.8(a).





Fig.8(b).



**SUBSTITUTE SHEET (RULE 26)** 




Fig.7.


WG 32

R G B R G B

34


R G B R G B

**SUBSTITUTE SHEET (RULE 26)** 




Vmaster Vdat,n VDD VOELD VOELD


**SUBSTITUTE SHEET (RULE 26)** 




- 10. A display device as claimed in claim 9, comprising a common operating voltage line for the light emitting element of each pixel and a driving circuit supply voltage line which is separate from the common operating voltage line.
- 11. A method of driving a display device comprising the step of modulating the duty cycle of the on-state of a pixel during a frame period.
- 12. A method as claimed in claim 11, wherein the step of modulating the duty cycle comprises a comparison of a data signal with a time varying signal.
- 13. A method as claimed in claim 12, comprising the step of providing the time varying signal in the form of a sawtooth waveform.
- 14. A method as claimed in claim 12, comprising the step of providing the time varying signal in the form of a triangular shaped waveform.
- 15. A method as claimed in any of claims 12 to 14, comprising the step of selecting the display device to be an active matrix display device.
- 16. A method as claimed in claim 15, comprising the step of driving the rows of the matrix using a common waveform generator which provides a row-to-row phase shift in the time varying signal applied to sequential rows.
- 17. An electronic apparatus including a display device as claimed in any of claims 1 to 10.



**SUBSTITUTE SHEET (RULE 26)** 










Fig.14.





Fig.15.



**SUBSTITUTE SHEET (RULE 26)** 

#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau



## 

#### (43) International Publication Date 4 April 2002 (04.04.2002)

## **PCT**

# (10) International Publication Number WO 02/027700 A3

(51) International Patent Classification<sup>7</sup>: G09G 3/32

(21) International Application Number: PCT/GB01/04376

(22) International Filing Date:

28 September 2001 (28.09.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

0023787.5

28 September 2000 (28.09.2000) GF

(71) Applicant (for all designated States except US): SEIKO EPSON CORPORATION [JP/JP]; 4-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0811 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): TAM, Simon [GB/GB]; Epson Cambridge Laboratory, 8c King's Parade, Cambridge CB2 1SJ (GB). FRIEND, Richard [GB/GB]; The Old Schools, Trinity Lane, Cambridge CB2 1QA (GB).

(74) Agent: STURT, Clifford, Mark; Miller Sturt Kenyon, 9 John Street, London WC1N 2ES (GB).

(81) Designated States (national): CN, JP, KR, US.

(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).


#### Published:

with international search report

(88) Date of publication of the international search report: 1 August 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DISPLAY DEVICE, METHOD OF DRIVING A DISPLAY DEVICE, ELECTRONIC APPARATUS



(57) Abstract: A display device comprising a driver circuit which modulates the duty cycle of the on-state of a pixel during a frame period. Preferably the driver circuit comprises a comparator and more preferably the comparator is formed of thin film transistors constituting a differential pair and an inverter. Also provided is a method of driving a display device comprising the step of modulating the duty cycle of the on-state of a pixel during a frame period. Beneficially the display device is an organic electroluminescent active matrix display device.

02/027700 A3



## INTERNATIONAL SEARCH REPORT

In Atlonal Application No PCT/GB 01/04376

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G09G3/32									
According to International Patent Classification (IPC) or to both national classification and IPC									
	SEARCHED								
IPC 7	ocumentation searched (classification system followed by classificati G09G	on symbols)							
Documental	ion searched other than minimum documentation to the extent that s	such documents are included in the fields se	earched						
Electronic d	ata base consulted during the international search (name of data ba	se and, where practical, search terms used	)						
EPO-In	ternal								
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT								
Category ·	( 4.49 4 14 () = une-nt with indication, where appropriate, of the rel	evant passages	Relevant to daim No.						
X	US 5 977 942 A (WALKER ET AL.)		1-5.						
	2 November 1999 (1999-11-02)		8-13,						
	column 6. line 57 -column 7, line	. 64.	15-17						
	figures 7.8	. 04,							
A	column 7, line 59 - line 64		14						
x	EP 0 953 959 A (HEWLETT PACKARD)		1-6,						
	3 November 1999 (1999-11-03)		8-13,						
	   page 37, paragraph 148 -page 38,	paragraph	15-17						
	154; figure 12								
	column 28, paragraph 116 -column paragraph 118; figure 10B	29,							
	column 4, line 42 - line 55	•							
		,							
	-	-/							
X Furti	her documents are listed in the continuation of box C.	X Patent family members are tisted	in annex.						
* Special ca	tegories of cited documents:	"T" later document published after the inte	mational filing date						
"A" docume consid	ent defining the general state of the art which is not lered to be of particular relevance	or priority date and not in conflict with cited to understand the principle or the invention	eory underlying the						
*E* earlier document but published on or after the International filing date  *X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to									
"L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone which is clied to establish the publication date of another "V" document of particular relevances the desired invention."									
*O* docume	n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	cannot be considered to involve an im document is combined with one or mo	rentive step when the re other such docu-						
other r	ent published prior to the international filling date but	ments, such combination being obviou in the art.							
	nan the priority date claimed actual completion of the international search	"&" document member of the same patent!							
Date of the actual completion of the international search  Date of mailing of the international search report									
1	5 March 2002	02/04/2002							
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  Authorized officer									
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni,	lanes 3							
	Fax: (+31-70) 340-3016	l Lange, J							





In Cational Application No PCT/GB 01/04376

0.70- **		PCT/GB 01/04376		
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
X	WO 99 42983 A (CAMBRIDGE DISPLAY TECHNOLOGY) 26 August 1999 (1999-08-26) page 8, line 24 -page 9, line 16	1,2,9-11		

Form PCT/ISA/210 (continuation of second sheet) (July 1992)



In ational Application No PCT/GB 01/04376

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 5977942	A	02-11-1999	US US	6239780 2001026261		29-05-2001 04-10-2001
EP 0953959	A	03-11-1999	US EP JP US	6329974 0953959 11338402 2002021267	A2 A	11-12-2001 03-11-1999 10-12-1999 21-02-2002
WO 9942983	A	26-08-1999	AU CN EP WO	2529099 1291321 1057167 9942983	T A1	06-09-1999 11-04-2001 06-12-2000 26-08-1999

Commence of the second

THIS PAGE BLANK (USPT-2)